Re: IAR embedded workbench include files makes error
Thank you Mr. Amlekar.The problem is that I don't know how to make a certain directory on my PC to be a default search directory for IAR ewarm. So the compiler to search for include files from that...
View ArticleRe: Connected cars: who should have access to the data?
I like the animation; the authors know what they're speaking about. -I'm so lucky to live in the only danish city, where we have 4 experimental traffic lights, that can be controlled by bus drivers and...
View ArticleRe: IAR embedded workbench include files makes error
Check different tabs in the Project options and look for 'Additional Include Paths'.
View ArticleRe: Connected cars: who should have access to the data?
4 experimental traffic lights? That sounds very cool, do you have a link to any good information on it? What you're talking about always reminds me of the Cobra effect, where people end gaming a system...
View ArticleRe: Connected cars: who should have access to the data?
Unfortunately, the information on the traffic lights was only given in the local newspaper, and I didn't keep a copy so I could scan it.But we've had them for a little more than a year now; so far no...
View ArticleRe: Connected cars: who should have access to the data?
A completely different view on the technology mentioned in the original post, is that...At sea, there are two kinds of signals used:1: GPS2: AIS GPS is used for finding out where you are; just like...
View ArticleARM Trustzone需要什么硬件支持？
我想问一下，ARM TrustZone技术需要什么硬件支持，除了平常开发板所具备的内存、外设，以及Cortex-A处理器外，还需要什么硬件设备？？？
View ArticleCortex-M0 Thumb-2 instruction: Is this instruction valid?
STM r0!, {} I have looked at Thumb2 instruction set web but I can't find the behaviour of STM command if the reglist is empty. Thanks in advance.
View ArticleClik here to view.
Re: Cortex-M0 Thumb-2 instruction: Is this instruction valid?
Looking at the spec it says for encoding T2 if n == 15 || BitCount(registers) < 2 then UNPREDICTABLE; So the effect if you have even only one register in the list never mind zero is not defined. I...
View ArticleDoes the Cortex M0+ Single-Cycle IO Bus have an address bus to decode...
I have an interest in the M0+ single-cycle IO Bus interface.It seems that while the TRM describes a 32-bit bus, and a memory map it isn't clear if there is also an address bus to go along with this....
View ArticleRe: IAR embedded workbench include files makes error
Oh I found my mistake. I haven't selected the right directory. It works now. Thank you!
View ArticleRe: guest Android.
OK, please let me reformulate/restate the question - The serial console for UART host based debugging is initialized and prepared by u-boot, is it necessary for the kernel (or any other baremetal...
View ArticleRe: ACTLR[1] question in Cortex-A serias SOC
Hi Martin, Thx for your response. (1) I referred to TRM but it seems L2 alone can't be disabled. SCTLR.C bit will disable both L1 and L2. My purpose is to just disable L2.Does SMP require SCU and does...
View ArticleRe: IAR embedded workbench include files makes error
You are welcome. If you are satisfied with my answer, please click the "correct answer". Best regards,Yasuhiko Koumoto.
View ArticleRe: ACTLR[1] question in Cortex-A serias SOC
> Does SMP require SCU and does that in turn require L2. I thought L2 was optional even for SMP.You need the L2 for SMP.More importantly, why would you want to disable the L2 if you are in an SMP...
View ArticleRe: Can't Trace app with MGD 2.0.1
Hi Phil, If logcat is not displaying any output from the interceptor lib then this is because the Android EGL loader is not picking it up. The EGL loader mechanism on Android 4.4, from memory,...
View ArticleARM Cortex A9 writing macros for different values of cache access rates
Hi,I am working on a project in the Zynq 7000 zc702 evaluation kit. It has an ARM Cortex A9 processor in it. I am trying to create a power model of the ARM Cortex A9 through regression analysis of the...
View ArticleHow to install Mali-T6xx drivers?
Hi, all! Currently I'm working on an Arndale Octa board. It seems like mali is not available, there's no device like /dev/mali0 or so. I downloaded Kernel Device Drivers from...
View ArticleClik here to view.
Re: CTRLSTAT = 0xffffffff
I do not have any flowchart myself, but I do have some important information, which you will need, in order to unlock the device. The RM0090 is a great help here. it may not be a flowchart, but I think...
View Article
