Quantcast
Channel: ARM Connected Community: Message List
Browsing all 8551 articles
Browse latest View live

Cortex-A8/A15 L1 cache

Hi, I would like to know whether the cortex-A8/A15 L1cache has ECC or parity check for error checking, or not.I know L2 cache has ECC function. Bur I don't know about L1 cache. Please let me know. Best...

View Article


Re: Cortex-M4 interrupt priority dynamically change while in ISR

adnan.ashraf could you mark responses as 'correct' or 'helpful' as and when please so that contributors can get their fair share of points? Thanks!

View Article


Image may be NSFW.
Clik here to view.

选择微控制器的 10 个步骤

原作者:Jacob Beningo原文地址: 10 Steps to Selecting a Microcontroller 翻译一篇文章,他山之石,可以攻玉。以下为正文:...

View Article

Re: Re: Re: Cortex-M4 interrupt priority dynamically change while in ISR

> BASEPRI / PRIMASK registers prevent other low priority exceptions. I don't think, they will be useful in my case. Wouldn't changing the priority also prevent other low priority exceptions as well...

View Article

Could you tell me what the gate count of ARM926 is?

Does anyone has such experience?

View Article


Re: ARM training center in india

Thank you Brad Nemirecompanies are  in "Find a patner" are suggested training center by ARM ??IS "emblogic Embedded technologies" suggested by ARM for the training??

View Article

Re: ARM training center in india

Thank you

View Article

Image may be NSFW.
Clik here to view.

ARM Cortex M0-DS and Keil Tools

I am trying to impliment a program which take data from GPIO port and send it on UART and LED port using cortex M0DS kit.I worte a code in C and try to generate hex file to burn in flash. But the the...

View Article


Re: I want to work NUC140 Cortex m0. is it good regarding job point of view??

Hello Chandan, May be you can see other user's suggestion for the MCU selecting first: 10 Steps to Selecting a Microcontroller

View Article


Re: Cortex-M4 interrupt priority dynamically change while in ISR

Thanks for the reply! I am still unable to understand why I need to use BASEPRI. Because SVC has a priority higher than IRQHanlder_4, so the SVC interrupt will easily pre-empt the IRQHandler_4 and I...

View Article

Re: CMSIS Driver API and Software Packs status

Hi Kevin, updated CMSIS drivers for Freescale Kinetis K20 are currently not planned. Regards,Johannes

View Article

I want to work NUC140 Cortex-M0. is it good regarding job point of view??

Please tell started with cortex-m0 is good for job point of view??and suggest the ARM based courses which is good for job point of view??

View Article

Image may be NSFW.
Clik here to view.

Re: I want to work NUC140 Cortex-M0. is it good regarding job point of view??

I agree with Bin on looking at choosing the right microcontroller for what you want to do. Working on the Nuvoton microcontrollers is a good idea. They have very affordable products.If you try to...

View Article


Re: How do I add a trailing comma to the scanned data?

Thanks Brad and Alban.  It took a while to find the actual manufacturer of the device but once I did I contacted them and they created the bar code sequence I needed using their "proprietary" software...

View Article

Re: Streamline Functions/Code view

Hi again, this time it's my turn to apologise for the late answer. I was on holiday for the last 2.5 weeks. The Threshold Value of 10K means that a sample is taken every time the "clocks cycle counter"...

View Article


Re: Cortex-A8 : instruction fetch for dual-issue

Hi Chris,      Thank you so much for your kind response. We are currently implementing modulo scheduling compiler optimization at the machine code level (using LLVM-VPO compiler). The objective is to...

View Article

Re: How to build an application for dual core(M4+M0) MCU?

As albsure already mentioned, you can build two different executables:A Cortex-M0 executableA Cortex-M4 executable You convert the Cortex-M0 executable to a hex-file and from your Cortex-M4 code, you...

View Article


Re: MALI Memory traces

Thanks for the reply.Yes, Streamline provide counters to get info about the L2 cache miss and hit rate. But I am more specifically inclined towards the memory access pattern of the GPU i.e. the...

View Article

Re: Can a Linux kernel run as a TrustZone secure OS?

I agree with bill101010.From the title I thought you wanted to use Linux as Secure OS, but fromthe description I assumed you just needed to run Linux in secure mode.You need to check GICD_IGROUPR if...

View Article

Re: Can a Linux kernel run as a TrustZone secure OS?

Same question with the same answers.  Can a Linux kernel run as an ARM TrustZone secure OS? - Stack Overflow Note, there is a difference between the 'Secure world' and a 'Secure solution'.  There is a...

View Article
Browsing all 8551 articles
Browse latest View live


Latest Images